Article-detailsAdvances in Industrial Engineering and Management
 Article-details | AIEM
 


2017(Volume 6)
Vol. 6, No. 2 (2017)
Vol. 6, No. 1 (2017)
2016(Volume 5)
Vol. 5, No. 2 (2016)
Vol. 5, No. 1 (2016)
2015(Volume 4)
Vol. 4, No. 2 (2015)
Vol. 4, No. 1 (2015)
2014(Volume 3)
Vol.3, No.4 ( 2014 )
Vol.3, No.3 ( 2014 )
Vol.3, No.2 ( 2014 )
Vol.3, No.1 ( 2014 )
2013 ( Volume 2 )
Vol.2, No.2 ( 2013 )
Vol.2, No.1 ( 2013 )
2012 ( Volume 1 )
Vol. 1, No.1 ( 2012 )

 

 


ADVANCES IN INDUSTRIAL ENGINEERING AND MANAGEMENT
ISSN:2222-7059 (Print);EISSN: 2222-7067 (Online)
Copyright © 2000- American Scientific Publishers. All Rights Reserved.


Title : Area Efficient Low Power Scan Flip-Flop Design Based on Quantum-Dot Cellular Automata
Author(s) : Jadav Chandra Das, Bikash Debnath, Debashis De
Author affiliation : Department of Computer Science and Engineering, West Bengal University of Technology, India
Department of Physics, University of Western Australia, Perth, Australia
Corresponding author img Corresponding author at : Corresponding author img  

Abstract:

Key words:QCA; majority gate; multiplexer; D flip-flop; scan flip-flop; power dissipation

Cite it:
Jadav Chandra Das, Bikash Debnath, Debashis De, Area Efficient Low Power Scan Flip-Flop Design Based on Quantum-Dot Cellular Automata, Advances in Industrial Engineering and Management, vol. 5, no. 1, 2016, pp. 157-164, doi: 10.7508/aiem.2016.01.030

Full Text : PDF(size: 643.03 kB, pp. 157-164, Download times:277)

DOI : 10.7508/aiem.2016.01.030

References:

Terms and Conditions   Privacy Policy  Copyright©2000- 2014 American Scientific Publishers. All Rights Reserved.