Article-detailsAdvances in Industrial Engineering and Management
 Article-details | AIEM

2017(Volume 6)
Vol. 6, No. 2 (2017)
Vol. 6, No. 1 (2017)
2016(Volume 5)
Vol. 5, No. 2 (2016)
Vol. 5, No. 1 (2016)
2015(Volume 4)
Vol. 4, No. 2 (2015)
Vol. 4, No. 1 (2015)
2014(Volume 3)
Vol.3, No.4 ( 2014 )
Vol.3, No.3 ( 2014 )
Vol.3, No.2 ( 2014 )
Vol.3, No.1 ( 2014 )
2013 ( Volume 2 )
Vol.2, No.2 ( 2013 )
Vol.2, No.1 ( 2013 )
2012 ( Volume 1 )
Vol. 1, No.1 ( 2012 )



ISSN:2222-7059 (Print);EISSN: 2222-7067 (Online)
Copyright © 2000- American Scientific Publishers. All Rights Reserved.

Title : Design and Analysis of Multiplexer Based CMOS Full Adder in Conventional and Adiabatic Logic for Ultra Low Power Application in Sub-Threshold Regime
Author(s) : Akash Mondal, Sandipta Mal, Anirban Chowdhury, Anindita Podder
Author affiliation : Advanced VLSI Design Lab, Dept. of ECE, Meghnad Saha Institute of Technology, Kolkata, India
Corresponding author img Corresponding author at : Corresponding author img  

The growing pace and complexity of today’s outlines imply a noteworthy rise in the power consumption of very-large-scale integration (VLSI) chips. We all are passionate to give the steadiness in the curve of power consumption day by day. To encounter this problem, researchers have evolved many different design approaches to minimize power. As electronic components are being blended into small, portable gadgets, the requirement increases for growing functionality, with chopped size and slighter power consumption in unit time. This suggests a requirement to stabilize ultra-low power with area-efficient design. In this paper, we explore the implementation of 1-bit full adder using 4:1 Multiplexer in sub-threshold region for ultra-low-power applications in both CMOS logic and ECRL logic. The results of the simulations show that the ECRL logics have some advantages compared to their CMOS logic counterparts of same circuit. Enhancing the execution of these circuits will guide to improvement of gross system performance.

Key words:

Cite it:

Full Text : PDF(size: 476.44 kB, 171-178, Download times:26)

DOI : 10.7508/aiem.2016.02.001

[1]G. Ramana murthy, C. Senthilpari, P. Velrajkumar, and Lim tien sze, 2013. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations, journal of engineering science and technology, vol. 8, no. 6, pp. 764–777.
[2]J. M. Rabaey and Pedram, M. 1995. Low power design methodologies. Kluwer Academic Publishers, Boston.
[3]M. Alito and G. Palumbo 2002. Analysis and comparison of the full adder block. IEEE Transactions on VLSI, vol. 10, no. 6, 806823.
[4]R. Shalem, E. John, and L. K. John, 1999. A novel low power energy recovery full adder cell. Proceedings of the Great Lakes Symposium on VLSI, pp. 380-383.
[5]M. Pedram and J. M. Rabaey, 2002. Power aware design methodologies. Kluwer Academic Publishers, Boston.
[6]D. Soudris, C. Piguet, and C. Goutis, 2002. Designing CMOS circuits for low power European low-power initiative for electronic system design. Kluwer Academic Publishers, Boston /Dordrecht /London.
[7]P. J. Song and G. D. Micheli, 1991. Circuit and architecture trade-offs for high speed multiplication. IEEE Journal of SolidState Circuits, vol. 26, no. 9, pp. 1119-1184.
[8]A. P. Chandrakasan and R. W. Brodersen, 1995. Low power digital CMOS design. Kluwer Academic Publishers, Norwell, MA.

Terms and Conditions   Privacy Policy  Copyright©2000- 2014 American Scientific Publishers. All Rights Reserved.