: Priyanka Saha, Dinesh Kumar Dash, Subhramita Basak, Subir Kumar Sarkar
: Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, West Bengal, India
An analytical compact model for asymmetric junctionless double gate silicon-on-nothing (JLDG SON) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is developed here. This model is developed based on the solution of 2D Poisson’s equation considering different dielectric medium, dielectric thickness of both front and back gates in addition to different applied gate voltages. This model is then further extended to develop a modified structure incorporating work function engineering with linearly graded binary metal alloy gate electrode to further suppress SCEs. Our analytical results found to be in good agreement with simulation results, thereby fulfilling the accuracy of the present analytical model.
:Junctionless; double gate; silicon on nothing (SON); threshold voltage roll-off; drain induced barrier lowering; subthreshold swing, work function engineeringY,Government of India.
Priyanka Saha, Dinesh Kumar Dash, Subhramita Basak, Subir Kumar Sarkar, Asymmetric Junctionless Double Gate (JLDG) Silicon on Nothing (SON) MOSFET Modified with the Concept of Work Function Engineering: A Comparative Performance Study, Advances in Industrial Engineering and Management, vol. 6, no. 1, 2017, pp. 17-21, doi: 10.7508/aiem.2017.01.004
(size: 334.66 kB, 17-21
, Download times:
E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, 2012. Physical model of the junctionlessutbsoi-fet. Electron Devices, IEEE Transactions on, vol. 59, no. 4, pp. 941-948 Z. Chen, Y. Xiao, M. Tang, Y. Xiong, J. Huang, J. Li, X. Gu, and Y. Zhou, 2012. Surface-potential-based drain current model for long-channel junctionless double-gate mosfets. Electron Devices, IEEE Transactions on, vol. 59, no. 12, pp. 3292-3298. T. K. Chiang, 2012. A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs, IEEE Transactions on Electron Devices, vol. 59, no. 9. S. Basak, P. Saha, S. K. Sarkar, 2014. A Semi 2D Analytical Vth Model Junctionless Double Gate Nanoscale Silicon on Nothing (JLDG- SON)MOSFET, IEEE Proceedings of International Conference on Recent Advances in Engineering and Computational Sciences. S. Deb, N. B. Singh, N. Islam, and S. K. Sarkar, 2012. Work Function Engineering With Linearly Graded Binary Metal Alloy Gate Electrode for Short-Channel SOI MOSFET, IEEE Transactions on Nanotechnology, vol. 11, no. 3. B. Manna, S. Sarkhel, N. Islam, S. Sarkar, and S. K. Sarkar, 2012. Spatial Composition Grading of Binary Metal Alloy Gate Electrode for Short-Channel SOI/SON MOSFET Application, IEEE Transactions on Electron Devices, vol. 59, no. 12. Z. J. Chen, Y. G. Xiao, M. H. Tang, Y. Xiong, J. Q. Huang, J. C. Li, X. C. Gu, and Y. C. Zhou, 2012. Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs", IEEE Transactions on Electron Devices, vol. 59, no. 12. C. W. Lee, A. Borne, I. Ferain, A. Afzalian, Member, IEEE, Ran Yan, N. D. Akhavan, P. Razavi, and J. P. Colinge, 2010. High-Temperature Performance of Silicon Junctionless MOSFETs, IEEE Transactions on Electron Devices, vol. 57, no. 3. J. P. Duarte, S. J. Choi, D. I. Moon, and Y. K. Choi, 2011. Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors, IEEE Electron Device Letters, vol. 32, no. 6. T. K. Chiang, 2005. A new scaling theory for fully-depleted, SOI double-gate MOSFETs: Including effective conducting path effect, Solid State Electron., vol. 49, no. 3, pp. 317-322