Article-detailsAdvances in Industrial Engineering and Management
 Article-details | AIEM

2019(Volume 8)
Vol. 8, No. 1 (2019)
2018(Volume 7)
Vol. 7, No. 1 (2018)
Vol. 7, No. 2 (2018)
2017(Volume 6)
Vol. 6, No. 2 (2017)
Vol. 6, No. 1 (2017)
2016(Volume 5)
Vol. 5, No. 2 (2016)
Vol. 5, No. 1 (2016)
2015(Volume 4)
Vol. 4, No. 2 (2015)
Vol. 4, No. 1 (2015)
2014(Volume 3)
Vol.3, No.4 ( 2014 )
Vol.3, No.3 ( 2014 )
Vol.3, No.2 ( 2014 )
Vol.3, No.1 ( 2014 )
2013 ( Volume 2 )
Vol.2, No.2 ( 2013 )
Vol.2, No.1 ( 2013 )
2012 ( Volume 1 )
Vol. 1, No.1 ( 2012 )



ISSN:2222-7059 (Print);EISSN: 2222-7067 (Online)
Copyright © 2000- American Scientific Publishers. All Rights Reserved.

Title : Design of High Speed, Area Optimized and Low Power Arithmetic and Logic Unit
Author(s) : S. Swetha, MD. Afreen Begum
Author affiliation : Department of ECE, CVR College of Engineering, Ibrahimpatnam-501510, India
Corresponding author img Corresponding author at : Corresponding author img  

Optimization of area, delay and power dissipation is the major issue in low voltage and low power applications. GDI-Gate Diffusion Technology is low power digital combinational design. This technology requires less number of transistors compared to conventional CMOS technology. As the number of transistors reduced, then optimization of area and power is achieved. One of the disadvantages of GDI is poor logic swing, which is overcome by modifying this technique. This paper mainly presents the optimized area and low power 8-bit ALU using Modified Gate Diffusion Input Technique. This technique allows a reduction in area, delay and low power dissipation with full logic swing. Full adder is a basic cell in ALU which is designed using XOR-MUX to have an operation with high-speed and low power. The entire design is done using CADENCE Tool in GPDK 90nm and 45nm technology. Power and delay comparison between conventional CMOS, GDI and Modified GDI is also presented.

Key words:GDI; modified GDI; CMOS; full wing; ALU; low power; MUX; ALU

Cite it:
S. Swetha, MD. Afreen Begum, Design of High Speed, Area Optimized and Low Power Arithmetic and Logic Unit, Advances in Industrial Engineering and Management, vol. 6, no. 1, 2017, pp. 26-31, doi: 10.7508/aiem.2017.01.006

Full Text : PDF(size: 737.13 kB, 26-31, Download times:433)

DOI : 10.7508/aiem.2017.01.006

[1] D. Koppad, S. Hiremath, Low Power 1-Bit Full Adder Circuit Using Modified Gate Diffusion Input (GDI) conference on First International micro and nano technologies.
[2] R. uma and P. Davachelvan, Low power and High Speed Adders in Modified gate Diffusion Input Technique Computer Networks & Communications (NetCom).
[3] T. Esther Rani, M. Asha Rani, Dr. Rameshwar rao, 2011. Area Optimized Low Power Arithmetic And Logic Unit” 978-1-4244-8679-3/11/$26.00 ©2011 IEEE.
[4] D. Anitha, K. Manjunatha Chari, 2014. Low Power ALU Design Considering PVT variations. International Journal for Computer Applications, vol. 104, no. 17.
[5] M. Kamaraju, K. Lal Kishore, A. V. N. Tilak, 2010. Power Optimized ALU for Efficient Datapath International Journals for Computer Applications, vol. 11, no. 11.
[6] S. Swetha, 2016. Design of Low Power and Area Efficient Full Adder using Modified Gate Diffusion Input. International Journal for Computer Applications-Volume-145-No 8.
[7] M. Mano Register Transfer and Microoperations Computer System Architecture. Pearson Education

Terms and Conditions   Privacy Policy  Copyright©2000- 2014 American Scientific Publishers. All Rights Reserved.