: Sandipta Mal, Akash Mondal, Anindita Podder, Anirban Chowdhury
: Advanced VLSI Design Lab, Dept. of ECE, Meghnad Saha Institute of Technology, Kolkata, India
Energy and power are the two most primary design parameters. Over the last few decades, we observed a steady increase in the count of transistors on a chip conforming Moore’s law leading to advancement in various computing accomplishments. But the largest hindrance to this flourishing growth is related to energy and power consumption and thus finding energy-efficient solutions is very much crucial for the sustenance of the semiconductor industry. Therefore, the aim of the designers in this era is to overcome the challenge of energy efficient computing and make performances free from the realms of power through voltage scaling techniques. Till now voltage scaling techniques have proved to be very effective but with subthreshold design representing the ultimatum of voltage scaling. However, subthreshold design has certain major performance penalties. This paper defines and explores design space called the near-threshold region. This region retains much of the energy savings of subthreshold operation with more favorable performance and variability characteristics.
:Near-threshold; 7-segment display; CMOS
Sandipta Mal, Akash Mondal, Anindita Podder, Anirban Chowdhury, 7-Segment Decoder in Near Threshold Regime for Ultra Low Power Application, Advances in Industrial Engineering and Management, vol. 6, no. 1, 2017, pp. 37-42, doi: 10.7508/aiem.2017.01.008
(size: 581.06 kB, 37-42
, Download times:
D. Makrovic, C. Cheng, L. Wang, P. Alarcon, T. Liu and J. M. Rababey, 2010. Ultralow-Power Design in Near-Threshold Region publisher IEEE, vol. 98, no. 2, pp.237-252
B. Zhai, R. Dreslinski, T. Mudge, D. Blaauw, and D. Sylvester, 2007. Energy efficient near-threshold chip multi-processing, in Proc. ACM/IEEE Int. Symp. Low-Power Electronics Design, pp. 32–37.
G. R. Dreslinski, M. Wieckowski, D. Blaauw, 2010. Dennis Sylvestee and Trevor Mudge, Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits, publisher IEEE, vol.98, no. 2, pp. 253-266
H. Soeleman and K. Roy, 1999. Ultra-low power digital subthreshold logic circuits, in Proc. ACM/IEEE Int. Symp. Low Power Electronics Design, pp. 94–96.
E. C. Genevra, O. P. Ikechukwu, Mbonu ekene Samuel, Ude Nnaemeka Godwill, 2013. An Effective Approach to Designing Seven Segment Static Display Systems with Complete Character Representation”, International Journal 0f Engineering And Science, vol.3, no. 12, pp. 45-49.
A. A. Abdulrahman, Emhemed, 2012. Implementation 7 Segment Display by Educational Board - Software / Hardware Interfacing, IJERA, vol. 2, no. 3., pp. 748-751