: Tiya Dey Malakar, Partha Bhattacharyya, Subir Kr. Sarkar
: 1 Department of Electronics & Communication Engineering,Kolkata, 700015, India
2 Department of Electronics & TeleCommunication Engineering, IIEST,Howrah, 711103, India
3 Department of Electronics & TeleCommunication Engineering, Jadavpur University, 700075, India
In this paper analytical surface potential model based drain current model for work function Engineered Gate (WFEG) Recessed S/D SOI/SON MOSFET has been presented. The 2 D Poisson’s equation for surface potential in the channel region with appropriate boundary condition can be solved which in turn determine the threshold voltage of the recessed S/D structure. Incorporating the channel length modulation, effective mobility and modified threshold voltage, the drain current has been calculated. Since it has already been established that WFEG structure is better than the single Gate and Dual Material Gate MOSFETs, the results of our recessed structures are compared with the results of conventional WFEG SOI/SON MOSFET. The analytical results are also compared with the results of 2D device simulator to validate our present model. The results verified that Recessed Structure is superior over conventional WFEG SOI/SON MOSFET structure due to its higher current driving capability and enhance transconductance which is the figure of merit of the device.
(size: 254.73 kB, 107-110
, Download times:
The International Technology Roadmap for Semiconductor, 2009. Emerging Research Devices.
M. M. Mattausch, H. J. Mattausch, T. Ezaki, 2008. The Physics and Modeling of MOSFET, World Scientific Publishing Co. Pte. Ltd., Singapore.
J. P. Colinge, 1997. Silicon on Insulator Technology: Materials to VLSI, second ed., Kluwer Academic Publishers, Norwell, MA, Kluwer.
 A. Kumar, P. K. Tiwari, 2014, A threshold voltage model of short-channel fully-depleted recessed-source/drain (Re-S/D) UTB SOI MOSFETs including substrate induced surface potential effects”, Solid-State Electronics, vol. 95, pp. 52-60.
B. Svilicic, V. Jovanovic, T. Suligoj, 2010, Analysis of subthreshold conduction in short channel recessed source/drain UTB SOI MOSFETs, Solid-State Electronics, vol. 54, pp. 545-551.
G. K. Saramekala, A. Santra, M. Kumar, S. Dubey, S. Jit, P. K. Tiwari, 2014. Analytical subthreshold current and subthreshold swing models of short-channel dual-metal-gate (DMG) fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs, J. Comput. Electron. vol. pp. 467-476.
Z. Zhang, S. Zhang, and M. Chan,2004. Self-Align recessed source drain ultrathin body SOI MOSFET,” IEEE Electron Dev. Letters, vol. 25, no. 11.
 B. Svilicic, V. Jovanovic, T. Suligoj, 2009. Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs, Solid-State Electron, vol. 53, pp. 540-547.
W. Ke, X. Han, D. Li, X. Wang, R. Han, T. Zhang, R. Han, and S. Zhang 2007 Recessed source/drain for sub-50nm UTB SOI MOSFET, Semiconductor Sci. and Technol., vol. 22, pp. 577-583.
P. K. Dutta , B. Manna and S. K. Sarkar , 2015, Analytical modeling of linearly graded alloy material gate recessed ultra thin body source/drain SON MOSFET, Journal of Elsevier. vol. 77, pp. 64-75.
B. Manna, S. Sarkhel, N. Islam, S. Sarkar, Subir Kumar Sarkar,2012, “Spatial Composition Grading of Binary Metal Alloy Gate Electrode for Short-Channel SOI/SON MOSFET Application”, IEEE Transaction on Electron Devices, vol. 59, no. 12, pp. 3280-3287.
K. K. Young, 1989, Short-channel effects in fully depleted SOI MOSFET’s, IEEE Trans. Electron Dev. vol. 36 pp.399-402.
G. Venkateshwar Reddy, M. Jagadesh Kumar, 2005. A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two dimensional analytical modeling and simulation, IEEE Trans. Electron Dev. vol 4, pp. 260-268